diff options
| author | marcus <marcus@FreeBSD.org> | 2003-11-19 21:13:29 +0800 |
|---|---|---|
| committer | marcus <marcus@FreeBSD.org> | 2003-11-19 21:13:29 +0800 |
| commit | d8097ae134a03034f3ec65e9e1e7ca63fc45f2f8 (patch) | |
| tree | 1c865d858d335000fcf8958bd058829614156e0e /sysutils | |
| parent | 0d777ca7497cc960e003e5b630aac40b371b6a01 (diff) | |
| download | freebsd-ports-gnome-d8097ae134a03034f3ec65e9e1e7ca63fc45f2f8.tar.gz freebsd-ports-gnome-d8097ae134a03034f3ec65e9e1e7ca63fc45f2f8.tar.zst freebsd-ports-gnome-d8097ae134a03034f3ec65e9e1e7ca63fc45f2f8.zip | |
Fix patching so it will work with WRKDIRPREFIX.
PR: 59450
Submitted by: Sergey Akifyev <asa@gascom.ru>
maintainer
Diffstat (limited to 'sysutils')
| -rw-r--r-- | sysutils/gdesklets-sysinfo/Makefile | 2 | ||||
| -rw-r--r-- | sysutils/gdesklets-sysinfo/files/postbuild-patch-__init__.py | 4 |
2 files changed, 3 insertions, 3 deletions
diff --git a/sysutils/gdesklets-sysinfo/Makefile b/sysutils/gdesklets-sysinfo/Makefile index 9a9aed8a8e2e..62b41e9d862d 100644 --- a/sysutils/gdesklets-sysinfo/Makefile +++ b/sysutils/gdesklets-sysinfo/Makefile @@ -29,7 +29,7 @@ post-extract: do-build: @${WRKSRC}/Install_${NAME}_Sensor.bin --nomsg ${WRKSRC} - @${PATCH} -sp0 < ${PATCHDIR}/postbuild-patch-__init__.py + @${PATCH} -d ${WRKDIR} -sp0 < ${PATCHDIR}/postbuild-patch-__init__.py @${FIND} ${WRKSRC} -name '*.orig' -delete do-install: diff --git a/sysutils/gdesklets-sysinfo/files/postbuild-patch-__init__.py b/sysutils/gdesklets-sysinfo/files/postbuild-patch-__init__.py index f11f498e14b5..f0865ccb085f 100644 --- a/sysutils/gdesklets-sysinfo/files/postbuild-patch-__init__.py +++ b/sysutils/gdesklets-sysinfo/files/postbuild-patch-__init__.py @@ -1,5 +1,5 @@ ---- work/SysInfo/SysInfo/__init__.py.orig Fri Sep 12 22:38:38 2003 -+++ work/SysInfo/SysInfo/__init__.py Mon Nov 17 10:50:07 2003 +--- SysInfo/SysInfo/__init__.py.orig Fri Sep 12 22:38:38 2003 ++++ SysInfo/SysInfo/__init__.py Mon Nov 17 10:50:07 2003 @@ -129,7 +129,8 @@ signal.set("key2[%(index)d]" % vars(), _("Clock:")) signal.set("value2[%(index)d]" % vars(), self.__cpu_speed) |