aboutsummaryrefslogtreecommitdiffstats
path: root/cad/Makefile
Commit message (Collapse)AuthorAgeFilesLines
* Remove acs. Its successor, gnucap, is already in the tree.tg2002-06-271-1/+0
|
* add gtkwave 2.0.0p1ijliao2002-05-121-0/+1
| | | | Electronic Waveform Viewer
* add qfsm 0.30ijliao2002-04-121-0/+1
| | | | A graphical tool for designing finite state machines
* Add leocad 0.73, a CAD program that uses bricks similar to thosepetef2002-03-031-0/+1
| | | | | | | found in many toys. PR: 35231 Submitted by: David Yeske <dyeske@yahoo.com>
* Initial import of ngspice_reworkkevlo2002-02-091-0/+1
| | | | | | | Ngspice_rework is a circuit simulator derived from spice3f5. PR: 34589 Submitted by: AMAKAWA Shuhei <amakawa@jp.FreeBSD.org>
* add slffea 1.25ijliao2002-02-091-0/+1
| | | | San Le's Free Finite Element Analysis
* add gnucap 0.30ijliao2002-02-071-0/+1
| | | | The Gnu Circuit Analysis Package
* Add linux-eagle , an easy to use, yet powerful tool for designingsobomax2001-12-271-0/+1
| | | | printed circuit boards.
* add qmlsijliao2001-12-101-0/+1
| | | | Quine-McCluskey Logic Simplifier
* add pdnmeshijliao2001-10-151-0/+1
| | | | | | | A finite element program PR: 30115 Submitted by: Sarod Yatawatta <sarod@cs.pdn.ac.lk>
* gEDA electronic schematic capture toolsvanilla2001-04-071-0/+1
| | | | Submitted by: bruno.schwander@technologist.com
* gEDA electronic schematic capture toolsvanilla2001-04-071-0/+1
| | | | Submitted by: bruno.schwander@technologist.com
* geda-symbols is the basic component of geda package.vanilla2001-04-071-0/+1
| | | | Submitted byu.schwander@technologist.com
* libgeda is a a base library common to all the gEDA toolsvanilla2001-04-071-0/+1
| | | | Submitted by: bruno.schwander@technologist.com
* add vipecijliao2001-04-031-0/+1
| | | | ViPEC is a powerful tool for the analysis of high frequency, linear electrical networks
* Add oregano, schematic capture and simulation of electrical circuits.knu2001-03-071-0/+1
| | | | | PR: ports/25202 Submitted by: Anders Andersson <anders@codefactory.se>
* add iverilog, a Verilog simulation and synthesis toolijliao2001-02-131-0/+1
|
* SCEPTRE (System for Circuit Evaluation and Prediction of Transientgrog2001-02-111-0/+1
| | | | | | | | | | Radiation Effects) is a general purpose circuit analysis program which provides all three major analyses, AC, DC, and transient analysis, on either linear or nonlinear networks. It employs a free-form input language and state variable methods to simulate problems of interest to electrical engineers. Requested-by: "Pedro F. Giffuni" <pfg1+@pitt.edu>
* Activate Electric.sada2000-07-301-0/+1
| | | | | PR: ports/18380 Submitted by: Mario Sergio Fujikawa Ferreira <lioux@linf.unb.br>
* Add PISCES, a two-dimensional device simulator which includesade2000-05-031-0/+1
| | | | | | | | | models for surface mobility, impact ionization and photo-generation. Quasi-three-dimensional simulation of cylindrically-symmetric devices is also supported. PR: 14686 Submitted by: Gianlorenzo Masini <masini@uniroma3.it>
* cider version 1b1steve1999-12-251-0/+1
| | | | | | | A mixed-level circuit and device simulator (includes SPICE3). PR: 15462 Submitted by: AMAKAWA Shuhei <amakawa@jp.FreeBSD.org>
* New port QCad, a 2D-CAD program. Uses Qt-2.tg1999-12-221-0/+1
|
* Change Id->FreeBSD.obrien1999-08-251-1/+1
|
* Activate the tkgate port.steve1999-06-071-1/+2
|
* Sort entries. In particular, "large", "medium", "small" sort in this order,asami1998-12-071-2/+2
| | | | | | | | | | dispite their meanings. (Sometimes we're too smart for computers. :) Found by: sorting ports/INDEX by "sort -t '|' +1 -2" (Note: the whole "x11" category appears at the end with the above sort command, but I'll leave that the way it is for now -- "ls" shows it before other x11-* entries.)
* Activate geda.vanilla1998-12-061-1/+2
|
* Enable sis, a new circuit emulator port.ghelmer1998-07-011-1/+2
|
* Activate xcircuit.mph1998-05-181-1/+2
|
* Activate kaskade.tg1997-11-171-1/+2
|
* Add felt.asami1997-01-151-1/+2
|
* Turn on mars and lprpsobrien1996-11-251-1/+2
|
* Add spice.tg1996-05-231-1/+2
|
* Add chipmunk, convert to new format along the way.asami1995-08-251-2/+6
|
* Clean up subdir Makefiles. They now all look like this:asami1995-05-141-1/+2
| | | | | | | | | | | | | | | | | | | ===== # Id line # # RESTRICTED: restricted_port_1 (comment1) # RESTRICTED: restricted_port_2 (comment2) # # BROKEN: broken_port_3 (comment3) # BROKEN: broken_port_4 (comment4) # BROKEN: broken_port_5 (comment5) # SUBDIR= good_port_1 good_port_2 ... ===== Basically, the idea is to make it easy to find restricted or broken ports by doing a "grep".
* Alphabetize.jkh1995-01-131-2/+2
|
* New cad groupjkh1995-01-131-0/+5
generated by cgit (git 2.34.1) at 2024-12-14 09:01:34 +0800