| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | add iverilog, a Verilog simulation and synthesis tool | ijliao | 2001-02-13 | 1 | -0/+15 |
 |
index : freebsd-ports-gnome | |
| FreeBSD GNOME current development ports (https://github.com/freebsd/freebsd-ports-gnome) |
| aboutsummaryrefslogtreecommitdiffstats |