blob: 21ba94b9ed3b23bf086646e9bcd46c031cbec564 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
# ex:ts=8
# Ports collection makefile for: gpl-cver
# Date created: May 13, 2005
# Whom: ijliao
#
# $FreeBSD$
#
PORTNAME= gplcver
PORTVERSION= 2.11.a
CATEGORIES= cad
MASTER_SITES= http://www.pragmatic-c.com/gpl-cver/downloads/
DISTNAME= ${PORTNAME}-${PORTVERSION:R}${PORTVERSION:E}.src
MAINTAINER= ijliao@FreeBSD.org
COMMENT= A Verilog HDL simulator
USE_BZIP2= yes
BUILD_WRKSRC= ${WRKSRC}/src
USE_GMAKE= yes
MAKEFILE= makefile.freebsd
PLIST_FILES= bin/cver
.include <bsd.port.pre.mk>
do-install:
${INSTALL_PROGRAM} ${WRKSRC}/bin/cver ${PREFIX}/bin
.include <bsd.port.post.mk>
|
