aboutsummaryrefslogtreecommitdiffstats
path: root/cad/iverilog/Makefile
blob: 26ea60f17d2c73a03401dc443093144ef303a030 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
# ex:ts=8
# New ports collection makefile for:    iverilog
# Date created:     Feb 13, 2001
# Whom:         Ying-Chieh Liao <ijliao@FreeBSD.org>
#
# $FreeBSD$
#

PORTNAME=   iverilog
PORTVERSION=    0.8.3
CATEGORIES= cad
MASTER_SITES=   ftp://icarus.com/pub/eda/verilog/v${PORTVERSION:C,\.[0-9]$,,}/ \
        ftp://ftp.geda.seul.org/pub/geda/dist/
DISTNAME=   verilog-${PORTVERSION}

MAINTAINER= stas@FreeBSD.org
COMMENT=    A Verilog simulation and synthesis tool

GNU_CONFIGURE=  yes
USE_BISON=  yes
USE_GMAKE=  yes
USE_GNOME=  gnometarget

MAN1=       iverilog-vpi.1 iverilog.1 vvp.1 iverilog-fpga.1

.include <bsd.port.mk>