aboutsummaryrefslogtreecommitdiffstats
path: root/cad/iverilog/Makefile
blob: 23e7f1d098049639beed473c629e448db8c3f6d8 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
# Created by: Ying-Chieh Liao <ijliao@FreeBSD.org>
# $FreeBSD$

PORTNAME=   iverilog
PORTVERSION=    0.9.6
CATEGORIES= cad
MASTER_SITES=   ftp://icarus.com/pub/eda/verilog/v${PORTVERSION:C,\.[0-9]$,,}/ \
        ftp://ftp.geda.seul.org/pub/geda/dist/
DISTNAME=   verilog-${PORTVERSION}

MAINTAINER= zeising@FreeBSD.org
COMMENT=    A Verilog simulation and synthesis tool

LICENSE=    GPLv2

GNU_CONFIGURE=  yes
USES=       bison
USE_GMAKE=  yes

CONFIGURE_ARGS= --disable-suffix

MAN1=       iverilog-vpi.1 iverilog.1 vvp.1

NO_STAGE=   yes
.include <bsd.port.mk>