blob: 3df1153c296818a026e14c417156bb1467af7df8 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
# Created by: Ying-Chieh Liao <ijliao@FreeBSD.org>
# $FreeBSD$
PORTNAME= iverilog
PORTVERSION= 0.9.7
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v${PORTVERSION:C,\.[0-9]$,,}/ \
ftp://ftp.geda.seul.org/pub/geda/dist/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= zeising@FreeBSD.org
COMMENT= A Verilog simulation and synthesis tool
LICENSE= GPLv2
GNU_CONFIGURE= yes
USES= bison gmake
CONFIGURE_ARGS= --disable-suffix
.include <bsd.port.mk>
|
